



|  |                               |                                |
|--|-------------------------------|--------------------------------|
| Form 1449 (Modified)                                     | Atty Docket No.<br>FULCP010   | Application No.:<br>10/628,074 |
| <b>Information Disclosure<br/>Statement By Applicant</b> | Applicant:<br>Moacanin et al. |                                |
| (Use Several Sheets if Necessary)                        | Filing Date<br>July 25, 2003  | Group<br>Not yet assigned      |

#### U.S. Patent Documents

| Examiner Initial | No. | Patent No. | Date     | Patentee      | Class | Sub-class | Filing Date |
|------------------|-----|------------|----------|---------------|-------|-----------|-------------|
| CB               | A   | 6,038,656  | 03.14.00 | Martin et al. |       |           |             |
| CB               | B   | 5,752,070  | 05.12.98 | Martin et al. |       |           |             |
| CB               | C   | 6,044,061  | 03.28.00 | Aybay et al.  |       |           |             |
| CB               | D   | 5,832,303  | 11.03.98 | Murase et al. |       |           |             |

#### Other Documents

| Examiner Initial | No.             | Author, Title, Date, Place (e.g. Journal) of Publication  |
|------------------|-----------------|---|
| CB               | E               | Andrew Matthew Lines, <u>Pipelined Asynchronous Circuits</u> , June 1995, revised June 1998, pp. 1-37.  |
| CB               | F               | Alain J. Martin, <u>Compiling Communicating Processes into Delay-Insensitive VLSI Circuits</u> , December 31, 1985, Department of Computer Science California Institute of Technology, Pasadena, California, pp. 1-16.                              |
| CB               | G               | Alain J. Martin, <u>Erratum: Synthesis of Asynchronous VLSI Circuits</u> , March 22, 2000, Department of Computer Science California Institute of Technology, Pasadena, California, pp. 1-143.  |
| CB               | H               | U.V. Cummings, et al. <u>An Asynchronous Pipelined Lattice Structure Filter</u> , Department of Computer Science California Institute of Technology, Pasadena, California, pp. 1-8.   |
| CB               | I               | Alain J. Martin, et al. <u>The Design of an Asynchronous MIPS R3000 Microprocessor</u> , Department of Computer Science California Institute of Technology, Pasadena, California, pp. 1-18.   |
| CB               | J               | C.L. Seitz, <u>System Timing</u> , chapter 7, pp. 218-262.  |
| CB               | K               | F.U. Rosemberger et al., <u>Internally Clocked Delay-Insensitive Modules</u> , IEEE Trans., Computers, vol. 37, no. 9, pp. 1005-1018, September 1998.   |
| CB               | L               | U.S. Application 09/501,638, filed on February 10, 2000, entitled, <u>Reshuffled Communications Processes in Pipelined Asynchronous Circuits</u> .  |
| CB               | M               | Lee et al., <u>Crossbar-Based Gigabit Packet Switch with an Input-Polling Shared Bus Arbitration Mechanism</u> , September 21, 1997, XVI World Telecom Congress Proceedings, Interactive Session 3 – Systems Technology & Engineering, pp. 435-441. |
| CB               | N               | Ghosh et al., <u>Distributed Control Schemes for Fast Arbitration in Large Crossbar Networks</u> , March 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 2, No. 1, pp. 55-67.  |
| Examiner         | /Cynthia Britt/ |   |
| Date Considered  |                 | 01/24/2007  |

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.